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INTRODUCTION
The problems of realizabi li ty and realization of a given circuit
matrix have been drawing attention for a long time. The importance of
these problems lie, mainly, in their wide application to the synthesis
of complex modern day electrical networks, communication nets, and
switching circuits.
The problem of reali zabi li ty is that of determining if a graph
exists that can be described by a given circuit matrix. The problem of
realization is finding the graph that corresponds to a given circuit
matrix.
There have been many attacks on the problem of realization of a
given circuit matrix. Seshu (l) claimed that if an incidence matrix
can be found through the relation that the product of the incidence
matrix and the transpose of the circuit matrix is empty, the problem
of realization of a given circuit matrix is solved, Parker and Loshe
(2) have presented a procedure to synthesize a graph from a given
realizable fundamental circuit matrix. Fu (3) has presented a method
for the realization of any given realizable circuit through the real-
ization of the fundamental circuit matrix. Ash and Kim (4) have
worked out a synthesis procedure applicable to a restricted class of
circuit matrices with a list of submatrices that are not realizable.
The answers to the problem of realizabi li ty of a given circuit
matrix leave much to be desired. This paper attacks both problems
simultaneously through tests for reali zabi 1 i ty and the realization
of subgraphs and the connection of these subgraphs.
DISCUSSION OF EXISTING REALIZATION TECHNIQUES
2. 1 Combinatorial Approach
Parker and Loshe (2) attack the problem of realization of a given
realizable fundamental circuit matrix by partitioning the given funda-
mental circuit matrix as follows:
B f
= (U:F t :Fm :F])
Where U is a unit matrix, F-| is a submatrix of the tree with only one
nonzero entry in each column, F
t is the submatrix with the maximum num-
ber of nonzero entries in one row and Fm is the submatrix consisting of
the remaining columns of Bf. The concept of "unique connections" is
introduced and for cases in which this concept can be used, the problem
of realization is greatly reduced.
For example consider the fundamental circuit matrices Bf
-j and B™
that correspond to the same graph:
cefhabdg
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For Bf-j ^ Ft can consist of columns a, b, and d Applying the
rules set forth, there is a trunk chain a - b - d established with
the tree completed with the unique connection of main branch g at
the junction of b and d. In the case of Bf? Ft can consist °f any
two of the columns, e, f, g, and h. The concept of unique connec-
tion does not hold and the matrix can be realized only through
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applying the principle that each row consists of a linear path with the
ends connected by a link.
2.2 Growing a Graph Using Constricted Matrices
Fu (3) presented a method for the realization of any given reali-
zable circuit matrix through the realization of a fundamental circuit
matrix Bf = (U:E) , where the submatrix U corresponds to the chords of
some tree of the realized graph and E is a submatrix that corresponds
to the branches of this tree. The realization of Bf is accomplished
through a step by step realization of a series of its constricted
matrices. A constricted circuit matrix of a circuit matrix Bf is de-
fined as a submatrix of Bf which contains all columns of U and some of
the columns of E.
This seems to be a straight forward approach to the problem, how-
ever, it is sometimes possible to add a branch to the tree in more than
one location. This requires one to carry forward all possible subgraphs
in order to insure the realization.
2. 3 Realization of a Graph Containing a Maximal Path
Ash and Kim (4) worked out a systematic procedure to realize a
realizable circuit matrix for any matrix whose tree forms a maximal
path. If the columns of the tree are arranged so that no two l's are
separated by one or more O's, then the edges of the tree taken in the
order that they appear in the matrix will form a maximal Dath of the
graph and the graph is realized. There are six submatrices listed
that are not realizable.
2.4 Summary of Deficiencies of Existing Methods
All of the methods discussed above have one or more of the fol-
lowing deficiencies:
a) No positive test for realizabi li ty.




Some technical terms will be defined here for added emphasis. All
other technical terms can be found in Seshu and Reed (5).
Definition 1: DEGREE OF A VERTEX. The degree of a vertex is the
number of edges incident at the vertex.
Definition 2: PATH. A path is an open edge train in which the termi-
nal vertices are of degree 1 and each other vertex is
of degree 2.
(The degree of the vertex is with respect to the path
and not the entire graph.)
Definition 3: MAXIMAL PATH. A maximal path is a path which includes
all vertices of the graph. A maximal path is a tree
of the graph.
Definition 4: NONMAXIMAL PATH. A nonmaximal path is a Dath that does
not include all vertices of the graph.
Definition 5: CIRCUIT. A circuit is a closed edge train in which the
degree of each vertex is two. (The degree of the vertex
is with respect to the circuit and not the entire graph.)
Definition 6: HAMILTON CIRCUIT. A Hamilton circuit is a circuit which
includes all vertices of the graph. A Hamilton circuit
contains a maximal path and hence a tree of the graph.
Definition 7: EDGE-DISJOINT UNION OF CIRCUITS. An edge-disjoint
union of circuits is a union of two or more circuits
no two of which have a common edge.
Definition 8: THE CIRCUIT MATRIX, B, B 3 = (b,-,-) contains one rowa i j
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for each circuit of the graph and one column for each
edge, and
b-jj = 1 if edge j is in circuit i
b-jj = if edge j is not in circuit i.
Definition 9: SERIES EDGES. Two edges are in series if they have
exactly one common vertex and that vertex is of de-
gree 2. Two edges are in series if each circuit that
contains one of them also contains the other.
Definition 10: PARALLEL EDGES. Two edges are in parallel if they are
incident at the same pair of vertices. Two edges that
are in parallel form a two edge circuit.
Definition 11: SERIES COMBINATION. To combine two edges that are in
series, replace the two edges with a single edge. This
operation will reduce the number of edges and the num-
ber of vertices by one.
Definition 12: PARALLEL COMBINATION. To combine two edges that are
in parallel, replace the two edges with a single edge.
This operation will reduce the number of edges by one,
but will not change the number of vertices.
Definition 13: THE REDUCED CIRCUIT MATRIX, B ar . The reduced circuit
matrix is the residue of the circuit matrix after re-
peated series combinations and parallel combinations
have eliminated all series edges and parallel edges.
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THEOREMS, LEMMAS, COROLLARIES, AND CONJECTURES
4. 1 Introduction
The following theorems, lemmas, corollaries and conjectures in-
cluded here will be used in the tests for real izabi li ty and the reali-
zation of a given circuit matrix.
Theorem 1: MINIMUM NUMBER OF EDGES. The minimum number of edges
required for a graph with each vertex of degree 3 is
given by:






x 3 ) + ] for v odd.
Proof: Consider the value of an edge incident to a vertex to be one-
half, that is one-half of the edge belongs to each of its vertices.
Then the number of edges drawn from a vertex is equal to one-half the
degree of the vertex.
a) If v is even and all vertices are of degree 3, then emin U/2)
(3 x v).
b) Since a half edge is not permitted in the graph, for v odd, one
vertex must be of degree 4. From Lemma 2-1 (5), in any finite graph,
there is an even number of vertices of odd degree.
emin = (l/2)3(v-l) + (1/2)4 = (l/2)(3v + 1).
Lemma 1. The maximum number of edges possible in a graph
that contains no parrallel edges is given by:
emax
= v ( v - ] )
2
Theorem 2: A REALI ZABILITY THEOREM. If the graph contains
a maximal path and this maximal path is chosen
to be the tree, then necessary and sufficient con-
dition for the circuit matrix to be realizable is
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that the columns of the tree can be arranged so that
no two l's are seperated by one or more O's in any
independent row.
Proof: Since the tree is a maximal path, the columns of the tree can
be arranged in the order that they appear as the path is transversed.
With the columns so arranged, any nonmaximal path which is a proper
subset of this tree, must form a row of l's, otherwise there would be
two or more nonmaximal paths. The independent rows of the matrix have
one edge each that is not in the tree, therefore, if the edges in the
tree do not form a single path, the remaining edge can not form a cir-
cuit of the graph.
Corollary 1: REALIZABILITY OF GRAPH WITH HAMILTON CIRCUIT.
If (v - 1) edges of the Hamilton circuit are
chosen as the branches of the tree, then necessary
and sufficient condition for the realization of the
circuit matrix is that the columns of the tree can be
arranged so that no two l's are seperated by one or
more O's in any independent row of the matrix.
Proof: Since (v - 1) edges of a Hamilton circuit is a maximal path of
the graph, the corollary is proven by Theorem 2.
Conjecture 1: SUBMATRICES NOT REALIZABLE. It is not possible
to arrange the columns of the following submatrices
so that no two l's are seperated by one or more O's.
a) 1 1 b) 1 1
10 1 110Oil 0101
If the columns of the tree consisting of a maximal
path can be so arranged so that either of these
14
submatrices is a submatrix of the columns of
the tree, then the circuit matrix is not
realizable.
15
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The only graphs that will be considered are non-oriented, non-
separable, and planar. No generalization is lost if series combination
and parallel combination are used, provided the edges and vertices that
are removed are reinserted in the final graph.
The method used to obtain the realization of the graph is to break
the graph into subgraphs that contain Hamilton circuits. The submatrices
corresponding to these subgraphs are tested for realizabi li ty and, if
realizable, the subgraphs are realized. The subgraphs are tested on a
step by step basis to determine if it is possible to combine them and
if the combination is possible, the graph is realized.
5.2 Procedure
The procedure outlined below is designed for hand calculation.
The procedure will be given in a step by step order.
Step 1. Determination of the number of vertices
A set of independent rows are obtained from a given circuit matrix
by Jordan's elimination method. The number of vertices in the graph
is determined from this set of independent rows by the relation v = e -
b + 1, Where v is the number of vertices, e is the number of edges,
and b is the number of independent rows.
Step 2. Obtaining the Reduced Circuit Matrix, B ar .
Generate all possible circuits by modulo-2 addition of all combi-
nations of the independent rows. Eliminate all edge-disjoint unions
of circuits. Use series combination and parallel combination to
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eliminate all series and parallel edges. The residue of this operation
is Bar .
Step 3. The First Subgraph
a. The Hamilton Circuit
Select a row of Bar with the largest number of non-zero entries.
This is a Hamilton circuit of some subgraph.
b. Selection of the tree of the first subgraph
Use all except one of the edges of this Hamilton circuit as the
tree of this subgraph. If this Hamilton circuit has v edges, this will
be a tree of the graph.
c. Completing the Submatrix
Select all rows of B ar that have exactly one edge not contained in
the tree. Form a submatrix of these rows.
d. Test for Realizabili ty and the Realization of the First Subgraph
Arrange the columns of the tree of this submatrix so that no two
l's are separated by one or more O's in any row of this submatrix. If
this is not possible, it will be possible to obtain one of the config-
urations of Conjecture 1. and the subgraph will not be realizable.
e. Deletion of Rows of B ar .
Delete all rows of B,^ that contain a chord of the tree in the
a r
subgraph that has been realized.
Step 4. The Second Subgraph
a. The Hamilton Circuit
Select a row of B 3V, with the largest number of nonzero entriesar
that has at least two edges in common with the tree of the subgraph
that has been realized. This is a Hamilton circuit of some subgraph.
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b. Selection of the tree for the second subgraph
Use all except one of the edges of this Hamilton circuit as the tree
of the second subgraph,,
c. Completing the Submatrix.
Select all rows of B ar that have exactly one edge not contained in
the tree. Form a submatrix of these rows.
d. Test for Realizabi li ty and the Realization of the Second Subgraph.
Arrange the columns of the tree of this submatrix so that no two
l's are separated by one or more O's in any row of this submatrix. If
this is not possible, it will be possible to obtain one of the con-
figurations of Conjecture 1 and the subgraph will not be realizable.
e. Joining the Subgraphs
If the graph is realizable, it must be possible to arrange the
columns of the common edges so that they appear in the same order in
both submatrices.
,
f. Deletion of rows of Bar
Delete all rows of B ar that contain a chord of the tree in the
subgraph that has been realized.
g. Configuration of the Partial Tree
When the subgraphs are joined, there are three possible config-














For case 1, all columns contained in both trees can be arranged
so that no two l's are separated by one or more O's in any row when
the columns of the second submatrix are placed adjacent to the columns
of the first. For cases 2 and 3, the tree configuration must be car-
ried forward.
Step 5 Subsequent Subgraphs
a. The Hamilton Circuit
Select a row of Bar with the largest number of non-zero entries
that has at least two edges in common with a path in the partial tree
obtained above. This is a Hamilton circuit of some subgraph.
b. Selection of the Tree for Subsequent Subgraphs
Use all except one of the edges of the Hamilton circuit as the
tree of this subgraph.
c. Completing the Subgraph
Select all rows of B
ar
that have exactly one edge not contained
in the tree. Form a submatrix of these rows.
d. Test for Realizability and the Realization of Subsequent Subgraphs
Arrange the columns of the tree of this submatrix so that no two
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l*s are separated by one or more O's in any row of this submatrix. If
this is not possible, it will be possible to obtain one of the config-
urations of Conjecture 1 and the subgraph will not be realizable.
e. Joining the Subgraphs
If the graph is realizable, it must be possible to arrange the
columns of the common edges so that they appear in the same order in
each submatrix.
f. Deletion of Rows of Bar
Delete all rows of Bar that contain a chord of the tree in the
subgraph that has been realized.
g. Configuration of the Partial Tree
There will be three possible configurations for the tree, or
partial tree, obtained when the edges of the tree of this subgraph are
joined to the partial tree obtained above.
Step 6 Realization of the Graph
a. Realization of the Reduced Circuit Matrix
Repeat the procedure outlined in Step 5 until there are
no rows left in B
ar . At this point, there will be v - 1 edges in
the tree and the realization is complete.
b. Reinsertion of Series and Parallel edges*
The §raph is completed by reinserting th§ Series and parallel




The following examples serve to illustrate the procedures that
have been outlined above.
6.2 Example 1
In this example, there are no series or parallel edges and B ar
is given in Fig. 2.
Select row 6 as a Hamilton circuit for the first subgraph. The
tree for this subgraph is chosen to be edges 3, 9, 10, 14, and 16.
The rows of Bar that have exactly one edge not contained in this tree








It is seen that this submatrix meets the criterion for reali-
zability and the tree is a path of the subgraph consisting of the
edges i, n, p, j, and c in that order. After the rows of Bar con-
taining one or more chords of this tree have been deleted, the fol-
lowing rows remain in B ar> 54, 56, 58, 60, 62, 64, 66, 68, 107, 108,





































































































92 1 1 1 1 1
93 1 1 1 1 1
94 1 1 1 1 1 1
95 1 1 1
96 1 1 1 1
97 1 1 1 1
98 1 1 1 1 1
99 1 1 1
100 1 1 1 1
101 1 1 1 1
102 1
25









Select row 56 to be a Hamilton circuit of the second subgraph.
Note that this row has edges j, c, and p in common with the first
subgraph. Chose edges j, c, p, r, and k to be the tree of this
subgraph. The rows of B ar that have exactly one edge not in this
tree are 56, 58, and 107. This submatrix can be put in the form:
efgp jerk
56 10 1 1111
58 1 1 1110
107 1 11
It is seen that this submatrix meets the criterion for reali-
zability and the tree is a path of the subgraph consisting of edges
P» j> c, r, and k in that order. It is also noted that the order
of the edges common to both subgraphs is the same. Since the com-
mon edges are on the ends of the paths in both subgraDhs, the
partial tree obtained when the two subgraphs are joined will be
a path. The submatrix for the combination of the first two subgraphs










After the rows of Bar containing edqes e, f, and q have been
deleted from B ar , the following rows remain: 62, 64, 66, 68, 103,
104, and 108.
Select row 64 as a Hamilton circuit for the third subgraph.
Note that this row has edges p, j, and c in common with the first
subgraph. Chose edges p, j, c, t, and 1 as the tree for this sub-
graph. The rows of Bar that have one edge not in this tree are
64, 66, and 108. This submatrix can be put into the following form:




It is seen that this submatrix meets the criterion for realizabil-
ity and the tree is a path of the subgraph consisting of the edges
p, j, c, t and 1 in that order. It is further noted that this sub-
matrix and the first submatrix have their common edges appearing in
the same order.
When the rows of Bar containing edges g, h, and s are deleted,
B ar is a null matrix and there are v - 1 edges in the tree. The





In this example, the principles of series combination and parallel
combination are illustrated. The given circuit matrix can be reduced
to the following form by Jordan's elimination method.
abcdefghijklmnopqrstuvwx











The third and fourth rows imply that edges c and d are parallel
edges, replace them with edge c 1 . The seventh and eighth rows imply
that edges g and h are parallel edges, replace them with edge g'.
The tenth and eleventh rows imply that edges j and k are parallel
edges, replace them with edge j
1
.
Since edge a or o does not appear in a row without the other
also appearing, edges a and o are series edges, replace them with
edge a'. The same argument holds for edges e and s as well as for
edges t and x. Replace edges e and s with edge e'. Replace edges
t and x with edge t'
.
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This matrix can be put into the followinq form:
a'bc'e'fg'i j











There are no series edqes or parallel edqes in the qraph cor-
respondinq to this circuit matrix. Modulo-2 addition of all combi-
nations of the rows of this circuit matrix, after elimination of all
edqe-disjoinq unions of circuits, will yield B ar# B ar is shown in
fiqure 4.
Select row 19 as a Hamil ton
t
circuit for the first subqraph. The
tree for this subqraph is chosen to be edqes c' , e' , f
,
g' , 1 , n, and
q. The rows of B ar that have exactly one edqe not in this tree are
19, 33, 51, 52, and 54. This submatrix can be put into the followinq
form:
a' b m p r 1 c' n q g' f e
'
19 1 11 111 11
33 100011 000 00
51 010001 100 00
52 001000 001 10
54 000100 011 00
It is seen that this submatrix meets the criterion for realiza-
bility and the tree is a path of the subqraph consistinq of the edqes
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1, c' , n, q, g', f, and e' in that order. After the rows of B ar con-
taining edges a', b, m, p, and r have been deleted, the following rows





i j' 1 m n p q r t
1
u v w
1 1 1 1 1
2 1 1 1 1
3 1 1 1 1 1
4 1 1 1 1 1
5 1 1 1 1
6 1 1 1 1
7 1 1 1 1 1
8 1 1 1 1 1
9 1 1 1 1 1
10 1 1 1 1 1
11 1 1 1 1 1 1
12 1 1 1 1 1 1
13 1 1 1 1 1
14 1 1 1 1 1
15 1 1 1 1 1 1
16 1 1 1 1 1 1
17 1 1 1 1 1 1 1
18 1 1 1 1 1 1 1
19 1 1 1 1 1 1 1 1
20 1 1 1 1 1 1 1 1
21 1 1 1 1 1 1 1
22 1 1 1 1 1 1 1
23 1 1 1 1 1 1 1 1
24 1 1 1 1 1 1 1 1
25 1 1 1 1 1 1
26 1 1 1 1 1 1
Figure 4
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a' be' e' fg' i j ' 1 mnpq r t ' uvw
27 1 1 1 1 1
28 1 1 1 1 1
29 1 1 1 1
30 1 1 1 1
31 1 1 1 1 1
32 1 1 1 1 1
33 1 1
34 1 1 1
35 1 1 1 1 1
36 1 1 1 1 1
37 1 1 1 1 1 1
38 1 1 1 1 1 1
39 1 1 1 1 1
40 1 1 1 1 1
41 1 1 1 1 1 1
42 1 1 1 1 1 1
43 1 1 1 1 1 1
44 1 1 1 1 1 1
45 1 1 1 1 1 1 1
46 1 1 1 1 1 1 1
47 1 1 1 1 1 1
48 1 1 1 1 1 1
49 1 1 1 1 1 1 1
50 1 1 1 1 1 1 1
51 1 1 1




53 00 10 00 00011 10 000
54 00 01 00 00001 10 000
55 00 00 11 00000 00 100
56 00 00 10 00000 00 111
57 00 00 01 00000 00 Oil
34
Select row 45 as a Hamilton circuit for the second subgraph. The





and v. The rows of B that have exactly one edge not contained in this
tree are 45, 57, and 44. This submatrix can be put into the following
form:
i w u q g' f e' t' v j
'
45 1 1 1 1 1 1 1 1
57 01000 00 11
44 1 1 1 11 1 10
It is seen that this submatrix meets the criterion for realiza-
bility and the tree is a path of the subgraph consisting of the edges




, v, and j' in that order. It is noted that the edges
common to both submatrices appear in the same order. Since the com-
mon edges appear on the ends of the paths in both subgraphs, the tree
obtained when the two subgraphs are joined will be a path in the graph.
The matrix for the combination of the two submatrices can be put into
the following form:
a
1 bmpriwul c ' nqg' f e ' t ' v j
'
19 1 000000011 111 11 00
33 100000011 000 00 00
51 010000001 100 00 00
52 001000000 001 10 00
54 000100000 011 00 00
45 000010000 Oil 11 1 11
57 000001000 000 00 11
44 000000100 Oil 11 1 10
35
Since there are no rows in B ar when rows containinq edges i, w,
and u are deleted, this matrix is a fundamental circuit matrix of the
graph corresponding to B ar> The tree of the graph is a path. The




Figure 6 shows the completed graph after the series and parallel
edges that were removed by combination are reinserted.
6.4. Example 3.
This example illustrates a given matrix that is not realizable












10 10 1 1
Using Jordan's elimination method, this matrix can be reduced
to the following form:
abcdfeghi
10 10




The first row implies that edges a and g are parallel edges,
replace them with edge a'. The second and fourth rows imply that
edges b and d are parallel edges, replace them with edge b'.
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The resulting matrix can be put into the following form:




The number of vertices in the graph corresponding to this matrix,
if it exists, would be 5. The minimum number of edges required to
realize a graph with five vertices is found to be eight from Theorem 1.
Therefore the given matrix is not realizable as a circuit matrix.
For illustrative purposes, this fact will be ignored and the
matrix will be further tested for realizabili ty. Modulo-2 addition
of all combinations of these three rows results in the following B ar :
a
1 b' c f e h i




5 10 10 110
6 1110 10
7 1110 1
Select row 1 as the Hamilton circuit for the first subgraph.
The tree for this subgraph is chosen to be edges f, h, and i. The
only row that has exactly one edge not contained in this tree is
row 1. After all rows containing edge a' have been deleted, B ar
consists of row 2,3, and 6.
Select row 2 as the Hamilton circuit for the second subgraph.
The tree for this subgraph is chosen to be edges e, h, and i. The
only row that has exactly one edge not contained in this subgraph is
38
row 2. When the rows of B ar that contain edge b' have been deleted,
only row 3 remains in Bar.
The first two submat rices can be combined as follows:
a' b' f h i e
11 1110
2 1 111
It is seen that the common edges in the first two subgraphs can
be arranged in the same order. The third subgraph must have edges f,
e, and i as the tree. Since the first two subgraphs have a tree con-
sisting of edges f, h, i, and e in that order, it is not possible for
edges f, e, and i to form a path and the given matrix is not realizable
as a ci rcui t matrix.
39
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